Abstract
I. INTRODUCTION
A number of charge traps appear at and around the interface between silicon and silicon dioxide. The techniques used to characterise these traps generally provide energy distribution of trap density, ignoring timeresponse characteristics of the traps. These techniques are quite acceptable for the traps that are charged and discharged very quickly (generally known as interface traps), or the traps that are too slow to possibly change their charge during standard I -V and C -V measurements (generally known as oxide traps). However, there is a class of traps known as border Iraps[l] , [2], with time responses that need to be preqisely characterised, as they are neither too short (like the interface traps) nor too long (like the oxide traps).
We recently reported on slow current transients in metal-oxide-semiconductor (MOS) capacitors [3] , and suggested that these transients could be used to characterise the border traps [4] . We obtained the slow current transients using an HP4145B semiconductor parameter analyzer which scans the voltage in a staircase fashion (referred to as stepping in this paper) and measures the current at a set delay time following each voltage step, thus ignoring any fast displacement currents. In this paper, we provide a further insight into the current transients in MOS capacitors obtained by voltage stepping, and discuss the voltage stepping as a simple technique to provide both the energy and time distribution of the border trap density. The HP4145B semiconductor parameter analyzer was also used to measure the current by the linear ramping technique. In this case, however, the voltage was linearly ramped at a rate of 100mVls by an independent function generator. This technique is widely used and known as quasi-static capacitance-voltage (C-V) measurement technique. To obtain the quasi-static capacitance, the measured current I is divided by the ramp rate: C = I / % . In this paper, the current I in addition to the capacitance C is shown in the graph to compare with the current obtained by the stepping technique.
Finally, high-frequency (100kHz) C-V characteristics were also measured by an HP4284A LCR meter.
RESULTS AND DISCUSSION
Typical current-voltage characteristics obtained by the stepping technique (solid line) and the linear ramping technique (dashed line) are shown in Fig. 1 along with the corresponding high-frequency C -V curve (dotted line). The voltage is ramped/stepped from O V to -3V. At around OV the n-type substrate of the MOS capacitor is in accumulation, and the linear voltage ramping produces a constant negative current (about -0.6nA) due to electron flow from the surface into the bulk of the silicon substrate. The energy-band diagram and the voltage/current time dependencies shown in Fig. 2 (a) illustrate this situation. Voltage stepping, also illustrated in Fig. 2 (a) , produces spikes of current. As the time constant of these spikes is very short, the transient current dies away before the current measurement is taken after time t J l e p . As a consequence, zero current is recorded by the stepping technique as opposed to the constant current of -0.6nA recorded by the linear ramping technique.
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As the negative voltage is increased, the surface of the substrate is first depleted of the majority electrons and subsequently minority holes are attracted (weak inversion). The depletion process leads to a capacitance drop which can be observed on both, the high-frequency C -V curve and the linear ramping current (equivalent to the quasi-static C-V curve). No current is recorded by the stepping technique, as the current transients are shorter than the measurement time step t s t e p . It is obvious that the stepping technique filters out the fast current transients due to the capacitor displacement current. The weak inversion process increases the capacitance again, which results in the increase of the linearramping current observed in Fig. 1 beyond -1.4V , while the high-frequency capacitance remains low as it is insensitive to the increase in the density of the minority carriers. Careful inspection of the linear-ramping current (the dashed line in Fig. l) discovers a distortion at around -1.W. Typically, such a distortion is due to the effect of interface or near-interface traps. The energy-band diagram and the voltage/current time dependencies shown in Fig. 2 (b) illustrate the effects at around Vc = -1.7V. While it is theoretically possible to extract the current due to the traps (the distorting current) from the total linear-ramping current, this curve provides no information about the time response of the traps involved. The current measured by the stepping technique (the solid line in Fig. 1) shows a peak at around VG = -1.7V. The current response to the voltage stepping, shown in Fig. 2 (b) , illustrates that the current measured by the stepping technique is due to very slow transients, labelled as process 2. The band diagram of Fig. 2 (b) illustrates that the slow transients are due to the electrons being emitted from the border traps appearing above the Fermi level (process 2) as the gate voltage is stepped down.
As the voltage is stepped towards more negative values, the strong inversion region is reached, and the ramping current flattens out again at about -0.6nA, which is the charging current needed to maintain 100mV/s voltage change across the gate oxide capacitance. This situation is illustrated in Fig. 2 (c) . As all the border traps are assumed to be above the Fermi level at this gate bias, the voltage stepping does not produce the long current transients any longer, and the current recorded by the stepping technique is expected to drop to zero. This situation is indeed observed in many samples that we analysed. The graph shown in F i g 1 is for avery thin gate oxide (4.5nm), and the stepping current (the solid line) observed at high negative voltages is a leakage current due to electron tunneling through the oxide. Fig.1 and Fig.2 show that the stepping technique can be used to automatically extract the border-trap induced current transients from the ordinary transients due to the charging/discharging of the MOS capacitor. This is achieved by adjusting the time step tstep so that the current transient due to the generation of the minority carriers, which is typically assisted by the interface traps, dies away before the current measurement is taken. In other words, the stepping technique can be made insensitive to the transients due to the minority carrier generation, as it is insensitive to any transients that are completed within tstep. Actually, the stepping technique measures only the transient current It should be noted that the generation of the minority carriers (labelled as process 1 in Fig. 2 b) limits the minimum response time of the border traps that can automatically be extracted. With this in mind, the minimum value of the time step tstep should be carefully chosen to avoid interference of the transient current from the previous step with the measurement of the transient current from the last (active) step. Finally, note that it is also possible to step the voltage from negative to positive values, in which case charging of the border traps is monitored.
IV. CONCLUSIONS
Border traps are known to produce slow current transients with time constants ranging from milliseconds to hundreds of seconds. The standard linear ramping technique used to induce a transient current and to enable quasi-static capacitance measurement does not provide any information on the time behaviour of the border traps.
This paper shows that voltage stepping with different time step sizes can be used to effectively measure the density of the border traps with different time constants. This enables the border trap density to be expressed as a two-dimensional function of time response and energy position. This makes the characterisation of the border traps more detailed than the characterisation by way of energy distribution of the trap density which is used in the case of the interface traps. The inclusion of the time dimension in the case of the border traps is necessary, and can further be developed into position (distance from the interface) distribution.
